. A polymorphic electronic component is sensitive to the environmental signals, and it behaves differently in different environments. For example, a polymorphic NAND/NOR gate controlled by VDD would perform the NAND function when the voltage is 3.3V and perform the NOR function when the Voltage is 1.8V [2] . Current work about Polymorphic Electronics focuses on polymorphic digital logic components, including polymorphic digital logic gates and polymorphic combinational digital logic circuits.
Some polymorphic gates have been designed and fabricated in silicon [1] [2] [3] [4] [5] , such as the NAND/NOR [2, 4] gate controlled by VDD and the AND/OR [1] gate controlled by temperature. Polymorphic gates are the basic building blocks of polymorphic circuits. Due to the characteristic of multi-functional and sensitiveness to environment signals, polymorphic logic circuits have the potential application in security, verification, multi-functional circuits and smart systems [1] .
However, there is no effective method for building large scale polymorphic circuits. Evolutionary Algorithms [3, 6, 7] have been adopted for generating area-efficient polymorphic circuits, but it can not be scaled to large circuits. Up to now, "3×4 multiplier / 7 bit sorting-net" is the largest polymorphic circuit designed by the evolutionary method [8] . Binary Decision Diagrams (BDD) and the multiplex methods have also been used to design polymorphic circuits [9] . However, the BDD method consumes too much gate resource, and the multiplex method hardly utilizes the build-in multifunctional characteristic of polymorphic components.
In this paper, based on the Bi_Decomposition approach for traditional circuit design, the Poly_Bi_Decomposition method for the polymorphic circuit synthesis is proposed. The Poly_Bi_Decomposition method can design gateefficient and large scale polymorphic circuits with a high percentage of polymorphic gates. In addition, some transformation rules are given for designing polymorphic circuits through existing circuits design method and tools, e.g. Bi_Decomposition [10] . By combining these rules and the Bi_Decomposition method [10] , the Transformation&Bi_Decomposition method is proposed.
The rest of this paper is organized as follows. Section II introduces related works briefly. Section III gives a short introduction to the Bi_Decomposition [10] . Section IV explains the proposed methods. Section V demonstrates the experimental results. Section VI gives some discussions. Finally, Section VII concludes the whole paper.
II. RELATED WORKS
Polymorphic electronic is a novel research field, and several researchers have conducted some pioneer work. In this section, firstly, the works about synthesis of polymorphic circuits through evolutionary methods are summarized. Secondly, the Binary Decision Diagrams (BDD) and polymorphic multiplex methods for designing polymorphic circuits [9] are briefly introduced.
A. Evolutionary Design of Polymorphic Digital Circuits
Polymorphic gates are the basic building blocks for designing polymorphic digital circuits. The polymorphic gate possesses multiple intrinsically build-in functions. In each mode, the polymorphic gate would perform exactly the same as a traditional logic gate. In [1] , Stoica and his colleagues designed the polymorphic gates AND/OR and AND/OR/XOR controlled by VDD, and AND/OR controlled by temperature. Two kinds of NAND/NOR polymorphic gates have been designed and fabricated with the 0.5 and 0.7 CMOS technology in [2] and [4] , respectively. The NAND/NOR/NXOR/AND have been reported in [5] .
Up to now, there is little theory for guiding the design of polymorphic circuits. In [11] and [12] , the definition of complete polymorphic gate sets and the algorithms for judging the completeness of a polymorphic gate set are given, respectively. However, there is no efficient method for guiding the design of large scale polymorphic circuits.
Recently, evolutionary methods are widely adopted for designing polymorphic circuits. In Table I , some polymorphic circuits designed by Evolutionary Algorithms are listed. Currently, the largest polymorphic circuit obtained is "3×4 multiplier / 7 bit sorting-net" [8] , which is composed of about 100 polymorphic gates. It can be observed from Table I that it is hard to design large scale polymorphic circuits through evolutionary methods. 
B. Binary Decision Diagrams and Multiplex Methods for Designing Polymorphic Digital Circuits
In [9] , the Binary Decision Diagrams (BDD) and polymorphic multiplexes are adopted for designing polymorphic circuits.
As for the PolyBDD method [9] , firstly, the original polymorphic function is transmitted to another function. The variable number of the new obtained function is one less than the original function, and its output value is an integer ranged from 0 to 15. Each integer (from 0 to 15) corresponds to a polymorphic
, where 1 (0) stands for logic-1 (logic-0) and NOT (WIRE) stands for the NOT (WIRE) logic gate. Secondly, a BDD is generated according to the new obtained function. The internal nodes of the BDD are the variables of the function, and the leaf nodes are integers ranged from 0 to 15. Thirdly, the internal nodes are replaced by multiplexes, and the leaf nodes are replaced by the corresponding
Finally, a polymorphic circuit implementing the original function is built. The BDD method consumes too much gate resource.
The polymorphic multiplex method [9] is a combination of traditional circuit design method and polymorphic multiplexes. Firstly, traditional circuit design methods, such as ABC [14] and Espresso [15] , are adopted to design the single function circuit in each mode. Then those single function circuits are connected to the corresponding input pin of the polymorphic multiplex. The polymorphic multiplex switches one of its inputs to the output according to the environment. The multiplex method could generate gate-efficient results. However, the inherent multifunctional properties of polymorphic gates are not considered, and the circuits designed by this method have no essential different from the traditional multifunctional circuits. It is noted that the polymorphic multiplex is firstly proposed by Sekanina in [13] . Additionally, different kind of polymorphic multiplex based on the complete gate set is given in [11] .
III. INTRODUCTION TO THE BI_DECOMPOSITION APPROACH
The Bi_Decomposition method [10, 16] is an effective approach for designing traditional logic circuits. In [10] , Steinbach and Lang give an detailed introduction of the Bi_Decomposition method. In this section, a brief introduction of the Bi_Decomposition circuit design method is given. Figure 1 The similar decomposition can be conducted to r(A, S) and h(B, S) until the variable number of the boolean function is not greater than 2. When the decomposition process ends, a circuit implementing the function f(A, S, B) is obtained. 
IV. THE PROPOSED METHODS
In this section, based on the bi_decomposition approach [10] , two kinds of methods are proposed for designing polymorphic circuits with polymorphic gates as the basic building blocks.
A. The Poly_Bi_Decomposition method
A polymorphic Boolean function f can be presented as f 1 /f 2 . In mode 1, the function is f 1 , and in mode 2, the function is f 2 . For example, the polymorphic Boolean function "4×4multipler / 8bit-sorting-net" performs the function 4×4multipler in mode 1 and function 8 bit sorting-net in mode 2.
Similar to the Bi_Decomposition method in [10] , Figure  3 Poly_Decomposition (f 1 /f 2 ) best_decomposition records the best poly-bi-decomposition. A and B are variable sets. V is the input variable set of f 1 /f 2 in f 1 /f 2 is a two modes polymorphic Boolean function out The polymorphic bi_decomposition of
return best_decomposition Figure 5 . The algorithm to compute the polymorphic bi_decomposition of the polymorphic Boolean function f 1 /f 2 . The detailed computation process of step 8, step 9, step 12 and step 13 can be found in [10] . The measurement function at step 16 is from [10] .
The Poly_Bi_Decomposition of a polymorphic Boolean function f 1 /f 2 can be computed by the algorithm in Figure 5 . In Figure 5 , for each g 1 ∈ {AND, OR, XOR} (step 2), firstly, an initial polymorphic bi-decomposition {g 1 /g 2 , A, B} is obtained by the subroutine "find_initial_variable(…)" at step 3. g 2 is different from g 1 , and it belongs to {AND, OR, XOR}. The size of variable sets A and B are both one. Figure 6 gives the detail of the subroutine "find_initial_variable(…)". Secondly, a better polymorphic bi-decomposition is generated by the "for" loop started at step 6. Finally, according to the measurement at step 16, a polymorphic bi-decomposition is selected. However, for some polymorphic Boolean functions, the algorithm in Figure 5 cannot give a decomposition. For example, there does not exist a polymorphic bi_decomposition for the polymorphic Boolean function "4 bit parity / 4 bit majority" shown in Figure 7 . The polymorphic Boolean function
The bi_decomposition introduced in [10] is adopted to decompose f ′(x 0 , x 1 , ⋅⋅⋅, x n ). According to the completeness of the bi_decomposition, there always exist variable sets {A′, S′, B′}, a logic gate g∈{AND, OR, XOR} and Boolean functions {r ′, h′} satisfies that When a polymorphic Boolean function f = f 1 /f 2 cannot be decomposed to two simpler polymorphic Boolean functions through the process in Figure 5 , the operations in Figure 8 can be carried out. Figure 9 shows the decomposition of the polymorphic Boolean function "4 bit parity / 4 bit majority" in Figure 7 . Firstly, the polymorphic Boolean function in Figure 7 is transformed to the single mode Boolean function shown in Figure 9 (a). Then, by adopting the bi_decomposition method in [10] , the function in Figure 9 Poly_Design(f 1 /f 2 ) f 1 /f 2 is a polymorphic Boolean function. V is the input variable set of f 1 /f 2 . Figure 10 . The algorithm to design polymorphic circuits through the polymorphic bi_decomposition method.
For any polymorphic Boolean function, it can be decomposed through the algorithm in Figure 5 or Figure 8 . Firstly, it is checked that whether a polymorphic gate can decompose the polymorphic Boolean function to two simpler polymorphic Boolean functions ( Figure 5 ). If the answer is yes, a polymorphic bi_decomposition is obtained. Otherwise, the original polymorphic Boolean function is merged to a single mode Boolean function, and the traditional bi_decomposition approach [10] is adopted to decompose the single mode Boolean function. And the new obtained two single mode Boolean functions are transformed to polymorphic Boolean functions (Figure 8) .
Similar to the circuit design process through bi_decomposition in [10] , Figure 10 gives the algorithm to design polymorphic circuits through the Poly_Bi_Decomposition. Figure 11 shows the "4 bit parity / 4 bit majority" polymorphic circuits designed by the algorithm in Figure 10 . 
B. The Transformation&Bi_Decomposition method
In fact, through a transformation process, the bi_decomposition method in [10] can be used to design polymorphic circuits directly. The steps to design a polymorphic circuit are given below.
(1) The polymorphic Boolean function f 1 /f 2 (x 1 , ⋅⋅⋅, x n ) is transformed to a single mode Boolean function
(2) The bi_decomposition method in [10] is adopted to design the circuit Cir implementing f ′(x 0 , x 1 , ⋅⋅⋅, x n ).
(3) For every gate g of Cir, if x 0 or 0 x is the input of g, let Var g denote the input variable set which influence the output of g. Suppose Cir g is the subcircuit which is composed of g and all the logic gates in Cir that would influence the output of g. Let Cir g (x 0 = 1) denote the function of Cir g when the value of x 0 is logic-1, and Cir g (x 0 = 0) denote the function of Cir g when the value of x 0 is logic-0.
(3.1) | Var g | ≤ 3. Clearly, Cir g (x 0 = 0) and Cir g (x 0 = 1) perform as some logic gates, and they are denoted as g 1 and g 2 , respectively. The subcircuit Cir g is replaced by the polymorphic gate g 1 /g 2 . . Therefore, g is replaced by the polymorphic gate WIRE/NOT.
After the operations in Step 3, the circuit Cir is transformed to a polymorphic circuit implementing the function f 1 /f 2 (x 1 , ⋅⋅⋅, x n ).
The rest part of this section gives the process of constructing the "4 bit parity / 4 bit majority" polymorphic circuit.
Firstly, the polymorphic Boolean function in Figure 7 is transformed to a single mode Boolean function in Figure  9 (a). Secondly, the bi_decomposition method in [10] is adopted to design a traditional logic circuit implementing the function in Figure 9 (a), and the structure of the circuit is shown in Figure 12 . Thirdly, those parts in dashed rectangles are replaced according to the rules given in Step 3. Finally, the polymorphic circuit wanted is obtained, and it is shown in Figure 13 . In fact, with the transformation method in Step 1 and
Step 3, any traditional circuit design methods (such as ABC [14] and Espresso [15] ) can be used to design polymorphic circuits.
For example, a polymorphic circuits implementing f 1 (x 1 , ⋅⋅⋅, x n )/f 2 (x 1 , ⋅⋅⋅, x n ) can be designed by ABC with the following steps. (1) f 1 (x 1 , ⋅⋅⋅, x n )/f 2 (x 1 , ⋅⋅⋅, x n ) is transformed to a single mode Boolean function f ′(x 0 , x 1 , ⋅⋅⋅, x n ), where f ′(0, x 1 , ⋅⋅⋅, x n ) = f 1 (x 1 , ⋅⋅⋅, x n ) and f ′(1, x 1 , ⋅⋅⋅, x n ) = f 2 (x 1 , ⋅⋅⋅, x n ). (2) The ABC method is used to design the circuit C implementing f ′(x 0 , x 1 , ⋅⋅⋅, x n ). (3) Part of the circuit C is replaced by the corresponding polymorphic gates. At the end, the polymorphic circuit implementing f 1 (x 1 , ⋅⋅⋅, x n )/f 2 (x 1 , ⋅⋅⋅, x n ) is obtained.
V. EXPERIMENTS
In this section, "parity / majority", "multiplier / sortingnet", and some polymorphic Boolean function constructed by the traditional Boolean function selected from the MCNC [17] library are adopted to test the performance of the proposed methods. The results of the proposed methods are compared with both PolyBDD and polymorphic multiplex methods introduced in [9] .
In the design process, both traditional logic gates and polymorphic logic gates are adopted. When a polymorphic Boolean function is decomposed, the traditional logic gates adopted are AND, OR and XOR, and the polymorphic gates are {AND/OR, AND/XOR, OR/AND, OR/XOR, XOR/AND, XOR/OR}. The number of inputs 7 9 11 13 15 Multiplex method based on ABC [9] Table II shows the experimental results of "multiplier / sorting-net". In Table II , the number outside the bracket is the number of gates consumed, and the number inside the bracket is the percentage of the polymorphic gates. It can be observed from Table II that the Poly_Bi_Decomposition method consumes less gate resource than the Transformation&Bi_Decomposition method. The difference of the two proposed methods is not large in terms of gate resource. But, the polymorphic gate percentage of the circuits designed by the Poly_Bi_Decomposition method is much higher. The "Multiplex method based on ABC" can build the most gate-efficient polymorphic circuits. However, because the multiplex is used to switch the output of different subcircuits to the multiplex's output, the "Multiplex method based on ABC" do not really utilize the build-in multi-functional property of polymorphic gates. Table III shows the results of the "parity / majority". In Table III , the number outside the bracket is the number of gates consumed, and the number inside the bracket is number of the polymorphic gates. It can be observed that the "Multiplex method based on ABC" still performs the best in terms of gate resource. The Poly_Bi_Decomposition method is comparable with the "Multiplex method based on ABC". Table IV shows the experimental results on 8 polymorphic circuits. The circuits, including sao24, 5xp1, z5xp1, ex101, misex3, misex3c and f51m, are taken from the MCNC [17] library. Majority10 is the 10 bit majority Boolean function. Parity10 is the 10 bit parity Boolean function. Sorting-net8 and sorting-net10 are 8 bit and 10 bit sorting-net Boolean function, respectively. It can be observed from Table IV that the Poly_Bi_Decomposition method consumes less gate resource, and the designed circuits have a higher percentage of polymorphic gates. Especially for polymorphic circuits "parity10/sao24" and "5xp1/z5xp1", the gate resource consumed by the Poly_Bi_Decomposition method is much less than those of the Transformation&Bi_Decomposition method, and the percentage of polymorphic gates of the polymorphic circuits designed by Poly_Bi_Decomposition method is much higher.
VI. DISCUSSIONS Based on the Bi_Decomposition method in [10] , the Poly_Bi_Decomposition method and the Transformation&Bi_Decomposition method are proposed to design polymorphic circuits. The former decomposes the polymorphic Boolean function through a polymorphic gate. The later transforms the polymorphic Boolean function to a single-mode function, and the traditional Bi_Decomposition method is adopted to implement the single mode function. At the end, parts of the circuits are replaced by some polymorphic gates, and the wanted polymorphic circuit is obtained.
Compared with the BDD and multiplex methods in [9] , the Bi_Decomposition based methods proposed in this paper can design polymorphic circuits with a higher percentage of polymorphic gates. The BDD method in [9] consumes many multiplexes, and only the lowest level of the circuit consists of polymorphic gates. As for the multiplex method in [9] , each single functional subcircuit is designed by traditional logic gates, and polymorphic multiplexes switches one subcircuit's output to the final output. This approach ignores the build-in multi-functional characteristic of polymorphic gates. Oppositely, the Poly_Bi_Decomposition method makes full use of the multi-functional property of polymorphic gates. The polymorphic circuits obtained have a higher percentage of polymorphic gates, and the number of logic gates consumed is relatively reasonable.
The two methods proposed in this paper show their benefits in different aspects. The Poly_Bi_Decomposition method makes full use of the multi-functional property of polymorphic gates, and the circuits designed by the Poly_Bi_Decomposition method have a higher percentage of polymorphic gates. The methodology behind the Transformation&Bi_Decomposition is more universal. In fact, with the transformation method in Section IV-B, any traditional circuit design methods (such as ABC [14] ) can be used to design polymorphic circuits. Usually, the percentage of polymorphic gates in circuits designed by the Transformation&Bi_Decomposition method is low, but the traditional circuits design methods with high performance, such as ABC [14] , can be used to design polymorphic circuits directly.
VII. CONCLUSIONS
Based on the Bi_Decomposition method, the Poly_Bi_Decomposition method and the Transformation&Bi_Decomposition method are proposed to design polymorphic circuits. The Poly_Bi_Decomposition method makes full use of the build-in multi-functional property of polymorphic gates, the circuits obtained consumes less gate resource and have a higher percentage of polymorphic gates. Meanwhile, the methodology behind the Transformation&Bi_Decomposition method can be used to design polymorphic circuits through any traditional circuits design method.
